Efficient Interfacing of Partially Reconfigurable Instruction Set Extensions for Softcore CPUs on FPGAs
نویسندگان
چکیده
منابع مشابه
DAPR: Design Automation for Partially Reconfigurable FPGAs
reconfiguration (PR) enhances traditional FPGA-based high-performance reconfigurable computing by providing additional benefits such as reduced area and memory requirements, increased performance, and increased functionality. However, since leveraging these additional benefits requires specific designer expertise, which increases design time, PR has not yet gained widespread usage. Even though ...
متن کاملHardware Task Scheduling for Partially Reconfigurable FPGAs
Partial reconfiguration (PR) of FPGAs can be used to dynamically extend and adapt the functionality of computing systems, swapping in and out HW tasks. To coordinate the on-demand task execution, we propose and implement a run time system manager for scheduling software (SW) tasks on available processor(s) and hardware (HW) tasks on any number of reconfigurable regions of a partially reconfigur...
متن کاملOn-line Defragmentation for Run-Time Partially Reconfigurable FPGAs
Dynamically reconfigurable systems have benefited from a new class of FPGAs recently introduced into the market, which allow partial and dynamic reconfiguration at run-time, enabling multiple independent functions from different applications to share the same device, swapping resources as needed. When the sequence of tasks to be performed is not predictable, resource allocation decisions have t...
متن کاملHTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs
Partial reconfiguration (PR) enables shared FPGA systems to nonintrusively time multiplex hardware tasks in partially reconfigurable regions (PRRs). To fully exploit PR, higher priority tasks should preempt lower priority tasks and preempted tasks should resume execution in any PRR. This preemption/resumption requires saving/restoring the preempted task’s execution context and relocating the ta...
متن کاملResearch on Floorplanning for Heterogeneous and Partially Reconfigurable FPGAs
The development of integration technology has followed the famous Moores Law, which was stated by Gordon Moore in the year 1965, that “the number of transistors per chip would grow exponentially (double every 18 months)”. In fact, the doubling period has even shortened to a mere 12 months. Field programmable gate arrays (FPGAs) have been popular for more than 20 years, and the market size has b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Integrated Circuits and Systems
سال: 2011
ISSN: 1872-0234,1807-1953
DOI: 10.29292/jics.v6i1.336